Abstract: Multilevel inverters are proficient in achieving a high-quality staircase output voltage waveform with a lower amount of harmonic content. In this paper, a new hybrid multilevel inverter topology based on the T-type and H-bridge module is presented. The proposed topology aims to achieve a higher number of levels utilizing a lower number of switches, direct current (dc) voltage sources, and voltage stresses across different switches. The basic unit of the proposed single T-type and double H-bridge multilevel inverter (STDH-MLI) produces 15 levels at the output using three dc voltage sources. The proposed topology can be extended by connecting a larger number of dc voltage sources in the T-type section. The nearest level control (NLC) switching technique is used to generate gate pulses for switches to achieve a high-quality output voltage waveform. In addition, a simplified way to achieve NLC is also described in the paper. A detailed comparison with other similar topologies is provided to set the benchmark of the proposed topology. Finally, experimental work is carried out to validate the performance of the proposed topology.
Introduction
Over the past two to three decades, multilevel inverters have become a favorite choice for industrial applications due to their advantages, such as better output voltage quality, reduced electromagnetic interference (EMI), a lower voltage rating of switches for higher voltage generation with high efficiency, and a decrease in the size of the filter compared to their two-level counterpart. Multilevel inverters (MLIs) arrange the power electronics components and direct current (dc) voltage sources with or without capacitors to achieve an output voltage waveform close to a sinusoidal waveform. Three conventional MLI topologies, i.e., neutral point clamped (NPC) multilevel inverter, Figure 1 depicts the circuit diagram of the basic unit of the proposed multilevel inverter topology. As shown in Figure 1 , the basic unit consists of eight unidirectional switches and one bidirectional switch with three dc voltage sources. Two dc voltage sources with a magnitude of 3V dc are connected on the left-hand side of the basic unit. These two dc voltage sources along with the bidirectional switch S 1 form the T-type section of the proposed basic unit. The T-type section is operated at a high voltage and a low frequency. The switches S 2 -S 9 form two H-bridges, i.e., one H-bridge (H 1 ) formed by S 2 , S 3 , S 8 , and S 9 and remaining switches S 4 -S 7 form the other H-bridge (H 2 ) with a dc voltage source with a magnitude of V dc . H 1 works at the low switching frequency and H 2 operates at the high switching frequency. The load is connected between these two H-bridges. Therefore, the proposed topology can be termed as a "Single-T Double H-bridge" (STDH) MLI. The different switching strategy of the proposed STDH-MLI to generate different voltage levels at the output is given in Table 1 . Similarly, Figure 2a -h demonstrate the different combinations of switches and dc voltage sources of the basic unit in the positive half cycle.
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Description and Analysis of the Proposed Topology
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Generalized Structure of the Proposed Topology
To increase the number of levels at the output, the suggested basic unit can be extended as shown in Figure 3 . This is done by adding more dc voltage sources to the T-type section. Therefore, when adding one dc voltage source, one bidirectional switch needs to be added to the basic unit. The equations for the proposed STDH-MLI with k number of dc voltage sources are given as:
Number of Switches = = 2k + 4
Number of Driver Circuits = = k + 6
Variety of dc sources = = 2 
Number of Switches
Number of Driver Circuits
Variety of dc sources = N variety = 2 (4) 
Calculation of Total Standing Voltage (TSV)
The total standing voltage (TSV) of the topology is an important parameter as it decides the voltage rating of switches to be used in the MLI. TSV is the sum of all the voltage stresses across each switch considering each level at the output. For the proposed STDH-MLI, TSV can be expressed as:
where TSV T is the TSV of the T-section consisting of all bidirectional switches S 11 to S k−2,k−2 . TSV H1 and TSV H2 represent the TSV of H-bridge H 1 (made up of S 2 , S 3 , S 8 , and S 9 ) and H-bridge H 2 consisting of switches S 4 to S 7 , respectively. TSV T can be calculated as follows:
where M in terms of k is given by
for an odd number of k
for a even number of k
The voltage across each switch connected in H 1 is (k − 1)V 1 as all the switches of H 1 are connected to the dc voltage sources connected in the T-section. Therefore,
Similarly, TSV H2 = 4V dc (9) Therefore, from (6)- (9) , total TSV of the proposed MLI is given as:
Comparative Study
Comparison of Basic Units
The performance of the proposed basic unit is determined by comparing with it with several new topologies with three dc voltage sources and is given in Table 2 . From Table 2 , the proposed topology generates the maximum number of levels along with [18] , but [18] has higher TSV. TSV is an important factor in the selection of switches. The proposed topology has the least TVS/N level , which appears to be an essential factor for an MLI. In addition, the proposed topology does not use any power diode apart from the antiparallel diodes connected to the switches, which results in a lower amount of losses. 
Comparison of Generalized Structure
The proposed topology can generate any number of levels using the generalized structure. The generalized structure has been compared with some similar MLI topologies to prove the superiority of the proposed topology. The comparison has been carried out in terms of the number of switches, the required number of driver circuits, the number of dc voltage sources, and TSV against the number of levels across the load. Figure 4a presents the variation of number of switches corresponding to the number of levels across the load. The proposed topology requires a lower number of switches with contrast to the other topologies as shown in Figure 4a . As the proposed topology uses bidirectional switches made up of two unidirectional switches connected in a common emitter configuration, the required number of driver circuits is less than the number of switches used in the topology. Figure 4b correlates the required number of driver circuits and the number of levels at the output. The proposed topology uses a minimal number of driver circuits compared to all other topologies used for the comparison. The proposed topology can generate any number of levels using the generalized structure. The generalized structure has been compared with some similar MLI topologies to prove the superiority of the proposed topology. The comparison has been carried out in terms of the number of switches, the required number of driver circuits, the number of dc voltage sources, and TSV against the number of levels across the load. Figure 4a presents the variation of number of switches corresponding to the number of levels across the load. The proposed topology requires a lower number of switches with contrast to the other topologies as shown in Figure 4a . As the proposed topology uses bidirectional switches made up of two unidirectional switches connected in a common emitter configuration, the required number of driver circuits is less than the number of switches used in the topology. Figure  4b correlates the required number of driver circuits and the number of levels at the output. The proposed topology uses a minimal number of driver circuits compared to all other topologies used for the comparison. A figure correlating the number of dc voltage sources with the number of levels across the load is shown in Figure 5a . As shown in the figure, the proposed topology requires a lower number of dc voltage sources except [17] . Similarly, the voltage stress represented as TSV has been shown in Figure  5b . The proposed topology has a lower TSV compared to [6, 19] . From this comparison, the proposed topology has a lower number of switches, driver circuits, dc voltage sources, and TSV. The lower number of components along with the lower amount of TSV gives an upper edge to the proposed topology for low-and medium-voltage applications. The lower number of components also reduces the cost and size of the proposed topology. A figure correlating the number of dc voltage sources with the number of levels across the load is shown in Figure 5a . As shown in the figure, the proposed topology requires a lower number of dc voltage sources except [17] . Similarly, the voltage stress represented as TSV has been shown in Figure 5b . The proposed topology has a lower TSV compared to [6, 19] . From this comparison, the proposed topology has a lower number of switches, driver circuits, dc voltage sources, and TSV. The lower number of components along with the lower amount of TSV gives an upper edge to the proposed topology for low-and medium-voltage applications. The lower number of components also reduces the cost and size of the proposed topology. 
Nearest Level Control Modulation Method
Several modulation techniques have been researched and applied to multilevel inverters, such as carrier-based (CB) PWM, Space Vector (SV) PWM, and selective harmonic elimination (SHE) PWM. CBPWM techniques use multiple carrier signals to generate gate pulses but cause higher switching losses. In SVPWM, the complexity of the algorithm increases as the number of levels at the output increases. Likewise, with SHEPWM, the calculation of switching angles becomes more and more complex with increases in the number of levels [29] [30] [31] [32] . The nearest level control (NLC) is a low-switching-frequency PWM technique [33] . In the NLC method, the calculation time is reduced with the complexity in the implementation with an increase in the number of levels compared to SVPWM and SHEPWM. In this method, the sampled waveform can be generated by comparing the sinusoidal reference signal with the existing voltage level at the output as shown in Figure 6a . Figure  6b shows the general control diagram for the NLC. A simplified NLC implementation scheme is given in Figure 6c , where x = (n − 1)/2. The reference signal is multiplied by x to obtain the amplified signal. This signal is compared with different constant dc lines to generate the pulses, and a switching logic is used to combine different pulses to generate the switching pulses for the different switches.
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Power Loss Analysis
For any power converter with power semiconductor devices, two major losses take place, namely conduction loss (Pc) and switching loss (Psw) [27] . Equivalent resistance and On-state voltage drop of devices are the main factors that decide the amount of conduction loss. The conduction loss for a switch ( ) and its antiparallel diode ( ) is calculated as follows:
where and represent the On-state voltage drop of the switch and its antiparallel diode, respectively. and are the equivalent resistance of the switch and diode, respectively, and the constant depends upon the different parameters of the switch. All these factors associated with the conduction losses can be found from the datasheet of the switch. The average conduction loss for a fundamental period (2π) is calculated as:
Switching losses are another type of losses associated with semiconductor devices. Switching losses occur due to the non-ideal operations of the power semiconductor devices. To calculate switching losses, it is assumed that the voltage and current during turn-ON and turn-OFF vary linearly. Thus
where and represent the number of turn-ONs and turn-OFFs during one complete cycle for the x th switch. and are the energy losses during turn-ON and turn-OFF in one complete cycle for the x th switch and its anti-parallel diode, respectively, and f represents the fundamental frequency of the output voltage. Therefore, total losses (Pt) is the sum of both conduction 
For any power converter with power semiconductor devices, two major losses take place, namely conduction loss (P c ) and switching loss (P sw ) [27] . Equivalent resistance and On-state voltage drop of devices are the main factors that decide the amount of conduction loss. The conduction loss for a switch (P c S ) and its antiparallel diode (P c d ) is calculated as follows:
where V S ON and V d ON represent the On-state voltage drop of the switch and its antiparallel diode, respectively. R s and R d are the equivalent resistance of the switch and diode, respectively, and the constant β depends upon the different parameters of the switch. All these factors associated with the conduction losses can be found from the datasheet of the switch. The average conduction loss for a fundamental period (2π) is calculated as:
where N ON x and N OFF x represent the number of turn-ONs and turn-OFFs during one complete cycle for the x th switch. E ON x and E OFF x are the energy losses during turn-ON and turn-OFF in one complete cycle for the x th switch and its anti-parallel diode, respectively, and f represents the fundamental frequency of the output voltage. Therefore, total losses (P t ) is the sum of both conduction and switching losses, given by P t = P c + P sw .
Therefore, the efficiency (η) of the converter with output power P o is given by
The PLECS software has been used for the calculation of power loss of the semiconductor devices of the proposed topology. The thermal modeling of the proposed topology has been simulated using the parameters of the IGBT switch IKW20N60H3. The energy losses E ON and E OFF are associated with the ON-state current and OFF-state blocking voltages. For the selected IGBT, the curves of energy loss with respect to the ON-state current (i ON ) and OFF-state blocking voltage (V block ) are given in Figure 7 . Figure 7a ,b show the curve of energy loss for turn-ON losses and turn-OFF losses, respectively. Figure 7c relates the ON-state voltage drop with ON-state current and it is used for the calculation of the conduction losses. 
The PLECS software has been used for the calculation of power loss of the semiconductor devices of the proposed topology. The thermal modeling of the proposed topology has been simulated using the parameters of the IGBT switch IKW20N60H3. The energy losses EON and EOFF are associated with the ON-state current and OFF-state blocking voltages. For the selected IGBT, the curves of energy loss with respect to the ON-state current (iON) and OFF-state blocking voltage (Vblock) are given in Figure 7 . Figure 8a shows the efficiency of the proposed converter with respect to the output power Po. The estimated efficiency of the proposed converter comes out to be 97.8% at the output power of 50 W. The efficiency of the output power at 5 kW was found to be 93.7%. Furthermore, the proposed topology has been compared with the topology proposed in [18] in terms of efficiency and the results are shown in Figure 8b . To estimate the efficiency, NLCPWM was used with the same peak voltage for both topologies. It is clear from Figure 8b that the efficiency of the proposed topology is better compared to [18] . Figure 8a shows the efficiency of the proposed converter with respect to the output power P o . The estimated efficiency of the proposed converter comes out to be 97.8% at the output power of 50 W. The efficiency of the output power at 5 kW was found to be 93.7%. Furthermore, the proposed topology has been compared with the topology proposed in [18] in terms of efficiency and the results are shown in Figure 8b . To estimate the efficiency, NLCPWM was used with the same peak voltage for both topologies. It is clear from Figure 8b that the efficiency of the proposed topology is better compared to [18] . In terms of efficiency, the proposed topology has been analyzed with both low-and highswitching-frequency techniques. For the low-switching frequency, NLC is used and for the highswitching frequency, sinusoidal PWM (SPWM) is used with the in-phase disposition configuration of the carrier signals. Figure 9a -d show the output voltage waveform of the proposed topology with different switching frequencies and NLCPWM. For SPWM, the carrier frequency has been selected as 5 kHz, 2.5 kHz, and 1 kHz, and the respective 15-level output voltage is depicted in Figure 9a -c, respectively. Figure 9d shows the output voltage waveform with NLCPWM. For all the above four cases, the efficiency has been calculated and the different efficiency versus output power curves are shown in Figure 10 . As shown in Figure 10 , the proposed topology with NLC gives improved efficiency compared to SPWM. In terms of efficiency, the proposed topology has been analyzed with both low-and high-switching-frequency techniques. For the low-switching frequency, NLC is used and for the high-switching frequency, sinusoidal PWM (SPWM) is used with the in-phase disposition configuration of the carrier signals. Figure 9a-d show the output voltage waveform of the proposed topology with different switching frequencies and NLCPWM. For SPWM, the carrier frequency has been selected as 5 kHz, 2.5 kHz, and 1 kHz, and the respective 15-level output voltage is depicted in Figure 9a -c, respectively. Figure 9d shows the output voltage waveform with NLCPWM. For all the above four cases, the efficiency has been calculated and the different efficiency versus output power curves are shown in Figure 10 . As shown in Figure 10 , the proposed topology with NLC gives improved efficiency compared to SPWM. In terms of efficiency, the proposed topology has been analyzed with both low-and highswitching-frequency techniques. For the low-switching frequency, NLC is used and for the highswitching frequency, sinusoidal PWM (SPWM) is used with the in-phase disposition configuration of the carrier signals. Figure 9a-d show the output voltage waveform of the proposed topology with different switching frequencies and NLCPWM. For SPWM, the carrier frequency has been selected as 5 kHz, 2.5 kHz, and 1 kHz, and the respective 15-level output voltage is depicted in Figure 9a -c, respectively. Figure 9d shows the output voltage waveform with NLCPWM. For all the above four cases, the efficiency has been calculated and the different efficiency versus output power curves are shown in Figure 10 . As shown in Figure 10 , the proposed topology with NLC gives improved efficiency compared to SPWM. In addition, the power loss distribution across the different switches has also been analyzed for the proposed topology with different loading conditions with NLCPWM. Figure 11a-d show the switching and conduction losses of different switches and their antiparallel diodes for different loading conditions. The power losses across the complementary switches are similar, i.e., switch S2 and S3 have the same conduction and switching losses as both switches operate for an equal duration with the same number of ON and OFF transitions. As the NLCPWM technique is used, the switching loss has a negligible impact on the total power loss, and conduction loss is the major contributor to the overall losses of the proposed topology. 
Results and Discussion
To verify the performance of the proposed topology, different experimental tests have been performed on the prototype experimental setup as shown in Figure 12 . TOSHIBA IGBT GT50J325 has been used as a switch for the topology. dSPACE CP1104 has been used to generate the gate pulses for all the switches using the NLC method described in Section 4. The gate drive circuits, made up of In addition, the power loss distribution across the different switches has also been analyzed for the proposed topology with different loading conditions with NLCPWM. Figure 11a-d show the switching and conduction losses of different switches and their antiparallel diodes for different loading conditions. The power losses across the complementary switches are similar, i.e., switch S 2 and S 3 have the same conduction and switching losses as both switches operate for an equal duration with the same number of ON and OFF transitions. As the NLCPWM technique is used, the switching loss has a negligible impact on the total power loss, and conduction loss is the major contributor to the overall losses of the proposed topology. In addition, the power loss distribution across the different switches has also been analyzed for the proposed topology with different loading conditions with NLCPWM. Figure 11a-d show the switching and conduction losses of different switches and their antiparallel diodes for different loading conditions. The power losses across the complementary switches are similar, i.e., switch S2 and S3 have the same conduction and switching losses as both switches operate for an equal duration with the same number of ON and OFF transitions. As the NLCPWM technique is used, the switching loss has a negligible impact on the total power loss, and conduction loss is the major contributor to the overall losses of the proposed topology. 
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To verify the performance of the proposed topology, different experimental tests have been performed on the prototype experimental setup as shown in Figure 12 . TOSHIBA IGBT GT50J325 has been used as a switch for the topology. dSPACE CP1104 has been used to generate the gate pulses for all the switches using the NLC method described in Section 4. The gate drive circuits, made up of an NXP 74HC04N IC and an A3120 optocoupler, have been used to make the gate pulses suitable for proper IGBT operation. The voltages stress across the switches has a crucial role in the design of an MLI topology. For the proposed basic unit, the voltage stress across switches has been analyzed and is shown in Figure  13b ,c). The voltage stress across the bidirectional switch S1 is shown in Figure 13b , which varies from zero to 90 V, i.e., 3 Vdc. The switches connected to H1 (S2, S3, S8, and S9) have a maximum voltage stress equal to 6 Vdc, i.e., 180 V. The voltage stress across switches S2 and S3 is shown in Figure 13b . Similarly, for the switches of H2 (S4 to S7), the maximum voltage stress has been fixed to Vdc, i.e., 30 V. The voltage stress across switches S5 and S7 along with the voltage stress of switch S9 are demonstrated in Figure 13c .
The proposed basic unit has been tested under different loading conditions and the results are shown in Figures 14 and 15 . Figure 14a depicts the output voltage and current waveform with a purely resistive load having a magnitude of 100 Ω. With the resistive load, the current waveform is in phase with the voltage waveforms as shown in Figure 14a The voltages stress across the switches has a crucial role in the design of an MLI topology. For the proposed basic unit, the voltage stress across switches has been analyzed and is shown in Figure  13b ,c). The voltage stress across the bidirectional switch S1 is shown in Figure 13b , which varies from zero to 90 V, i.e., 3 Vdc. The switches connected to H1 (S2, S3, S8, and S9) have a maximum voltage stress equal to 6 Vdc, i.e., 180 V. The voltage stress across switches S2 and S3 is shown in Figure 13b . Similarly, for the switches of H2 (S4 to S7), the maximum voltage stress has been fixed to Vdc, i.e., 30 V. The voltage stress across switches S5 and S7 along with the voltage stress of switch S9 are demonstrated in Figure 13c .
The proposed basic unit has been tested under different loading conditions and the results are shown in Figures 14 and 15 . Figure 14a depicts the output voltage and current waveform with a purely resistive load having a magnitude of 100 Ω. With the resistive load, the current waveform is in phase with the voltage waveforms as shown in Figure 14a The voltages stress across the switches has a crucial role in the design of an MLI topology. For the proposed basic unit, the voltage stress across switches has been analyzed and is shown in Figure 13b,c) . The voltage stress across the bidirectional switch S 1 is shown in Figure 13b , which varies from zero to 90 V, i.e., 3 V dc . The switches connected to H 1 (S 2 , S 3 , S 8 , and S 9 ) have a maximum voltage stress equal to 6 V dc, i.e., 180 V. The voltage stress across switches S 2 and S 3 is shown in Figure 13b . Similarly, for the switches of H 2 (S 4 to S 7 ), the maximum voltage stress has been fixed to V dc , i.e., 30 V. The voltage stress across switches S 5 and S 7 along with the voltage stress of switch S 9 are demonstrated in Figure 13c .
The proposed basic unit has been tested under different loading conditions and the results are shown in Figures 14 and 15 . Figure 14a depicts the output voltage and current waveform with a purely resistive load having a magnitude of 100 Ω. With the resistive load, the current waveform is in phase with the voltage waveforms as shown in Figure 14a Additionally, the proposed topology has been analyzed with the change in the modulation indexes with a load of R = 100 Ω, L = 200 mH. Figure 15a shows the output voltage and current for the change in modulation index from 1.0 to 0.5 with RL load. Similarly, a change in modulation index from 0.2 to 1.0 is provided in Figure 15b . From all these figures, the proposed topology performs well under different loading conditions along with a change in the modulation indexes. Additionally, the proposed topology has been analyzed with the change in the modulation indexes with a load of R = 100 Ω, L = 200 mH. Figure 15a shows the output voltage and current for the change in modulation index from 1.0 to 0.5 with RL load. Similarly, a change in modulation index from 0.2 to 1.0 is provided in Figure 15b . From all these figures, the proposed topology performs well under different loading conditions along with a change in the modulation indexes. Additionally, the proposed topology has been analyzed with the change in the modulation indexes with a load of R = 100 Ω, L = 200 mH. Figure 15a shows the output voltage and current for the change in modulation index from 1.0 to 0.5 with RL load. Similarly, a change in modulation index from 0.2 to 1.0 is provided in Figure 15b . From all these figures, the proposed topology performs well under different loading conditions along with a change in the modulation indexes.
Conclusions
This paper presents the working concept of the proposed STDH-MLI, which is a hybrid combination of one T-Type section and two H-Bridges. The basic unit of the proposed topology is able to generate 15 levels at the output employing three dc voltage sources. Moreover, the expansion of the basic unit has been deliberated on with the mathematical formulation of the topology. A comparison with existing topologies approves the merit of the proposed topology in terms of ability to achieve a higher number of levels with a lower TSV using a low number of switches and total components. Finally, the performance of the proposed STDH-MLI is verified through several experimental results using the NLCPWM method.
